Design and implementation of a totally self-checking 16 × 16 bit array multiplier

This publication has 6 references indexed in Scilit:

• Testing of differential cascade voltage switch (DCVS) circuits
  IEEE Journal of Solid-State Circuits, 1990
• A 3.8-ns CMOS 16*16-b multiplier using complementary pass-transistor logic
  IEEE Journal of Solid-State Circuits, 1990
• A 15-ns 32*32-b CMOS multiplier with an improved parallel structure
  IEEE Journal of Solid-State Circuits, 1990
• A 6.75 ns 16*16 bit multiplier in single-level-metal CMOS technology
  IEEE Journal of Solid-State Circuits, 1989
• Design procedures for differential cascode voltage switch circuits
  IEEE Journal of Solid-State Circuits, 1986
• An 0(n) Parallel Multiplier with Bit-Sequential Input and Output
  IEEE Transactions on Computers, 1979