Universal Fault‐Tolerant Hypercube Architecture without a Switching Mechanism
- 1 January 1990
- journal article
- research article
- Published by Wiley in Systems and Computers in Japan
- Vol. 21 (3) , 57-65
- https://doi.org/10.1002/scj.4690210306
Abstract
This paper proposes a new universal fault‐tolerant hypercube architecture. This architecture is obtained by constructing a basic fault‐tolerant hypercube and expanding it using the product of graphs. The basic cube is constructed by partitioning all processing elements (PEs) into subsets with weak connectivity using the Hamming distance between PE numbers and by connecting all PEs in each subset to a spare PE through buses. This architecture can maintain the original network topology and size without the addition of any switching hardware and can be applied to any size hypercube. Moreover, because the number of spare PE ports is equal to or fewer than the number of original PE ports, the same kind of PE can be used for both original PEs and spares.Keywords
This publication has 4 references indexed in Scilit:
- Interstitial redundancy: an area efficient fault tolerance scheme for large area VLSI processor arraysIEEE Transactions on Computers, 1988
- Fault-tolerant schemes for parallel architecturesElectronics Letters, 1987
- Applications of the Connection MachineComputer, 1987
- A Model of SIMD Machines and a Comparison of Various Interconnection NetworksIEEE Transactions on Computers, 1979