A detailed router for field-programmable gate arrays
- 1 May 1992
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 11 (5) , 620-628
- https://doi.org/10.1109/43.127623
Abstract
No abstract availableThis publication has 16 references indexed in Scilit:
- A user configurable gate array using CMOS-EPROM technologyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Third-generation architecture boosts speed and density of field-programmable gate arraysPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A detailed router for field-programmable gate arraysPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Segmented channel routingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- An FPGA family optimized for high densities and reduced routing delayPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- An architecture for electrically configurable gate arraysIEEE Journal of Solid-State Circuits, 1989
- A 5000-gate CMOS EPLD with multiple logic and interconnect arraysPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1989
- Circuit layoutProceedings of the IEEE, 1981
- Wire routing by optimizing channel assignment within large aperturesPublished by Association for Computing Machinery (ACM) ,1971
- An Algorithm for Path Connections and Its ApplicationsIEEE Transactions on Electronic Computers, 1961