On behavior fault modeling for combinational digital designs
- 6 January 2003
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 593-600
- https://doi.org/10.1109/test.1988.207841
Abstract
This paper presents a mechanism to represent failures in complex combinational digital and VLSI designs at a high-level referred to as behavior fault models. The advantages of behavior fault modeling include early estimates of reliability of the design in the design process, reduced CPU time for fault simulation, and results that may be more comprehensive to the high-level architects. Digital and VLSI components are expressed in a high-level hardware description language and the fault models proposed in this paper are based on the failure modes of the language constructs of a generic hardware description language. In addition, fault models may be derived based on actual observed failures and multiple-input stuck-at faults that are also presented in this paper. This paper also reports on the evaluation of such fault models through a correlation of the behavior fault simulation results of representative example designs with fault simulation of equivalent gate-level representations in the presence of stuck-at faults.Keywords
This publication has 5 references indexed in Scilit:
- A METHODOLOGY FOR FUNCTIONAL LEVEL TESTING OF MICROPROCESSORSPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Test Generation Algorithms for Computer Hardware Description LanguagesIEEE Transactions on Computers, 1982
- Functional Level Simulation in FANSIM3 - Algorithms, Data Structures and ResultsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1981
- Behavioral-Level Test DevelopmentPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1979
- An architectural research facilityPublished by Association for Computing Machinery (ACM) ,1977