A Design Methodology For The High-level Synthesis Of Fault-tolerant Asics
- 24 August 2005
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 9 references indexed in Scilit:
- Transformation-based high-level synthesis of fault-tolerant ASICsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- High-level synthesis of fault-tolerant ASICsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Scheduling with rollback constraints in high-level synthesis of self-recovering ASICsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Optimizing resource utilization using transformationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- ASSURE: automated design for dependabilityPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Reliability estimation of fault-tolerant systems: tools and techniquesComputer, 1990
- The high-level synthesis of digital systemsProceedings of the IEEE, 1990
- Architectural synthesis for DSP silicon compilersIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989
- Sehwa: a software package for synthesis of pipelines from behavioral specificationsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988