Circuit layout and yield

This publication has 16 references indexed in Scilit:

• Role of defect size distribution in yield modeling
  IEEE Transactions on Electron Devices, 1985
• Modeling the critical area in yield forecasts
  IEEE Journal of Solid-State Circuits, 1985
• Modeling of Lithography Related Yield Losses for CAD of VLSI Circuits
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1985
• The effects of wafer to wafer defect density variations on integrated circuit defect and fault distributions
  IBM Journal of Research and Development, 1985
• Characterizing the LSI Yield Equation from Wafer Test Data
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1984
• Modeling of Integrated Circuit Defect Sensitivities
  IBM Journal of Research and Development, 1983
• Integrated circuit yield statistics
  Proceedings of the IEEE, 1983
• Yield estimation model for VLSI artwork evaluation
  Electronics Letters, 1983
• Analysis on yield of integrated circuits and a new expression for the yield
  Electrical Engineering in Japan, 1972
• High-yield-processed bipolar LSI arrays
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1968