Modeling of Lithography Related Yield Losses for CAD of VLSI Circuits

This publication has 6 references indexed in Scilit:

• VLASIC: A Catastrophic Fault Yield Simulator for Integrated Circuits
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1986
• Sources of failures and yield improvement for VLSI and restructurable interconnects for RVLSI and WSI: Part I—Sources of failures and yield improvement for VLSI
  Proceedings of the IEEE, 1984
• Modeling of Integrated Circuit Defect Sensitivities
  IBM Journal of Research and Development, 1983
• Integrated circuit yield statistics
  Proceedings of the IEEE, 1983
• Yield estimation model for VLSI artwork evaluation
  Electronics Letters, 1983
• Determining IC layout rules for cost minimization
  IEEE Journal of Solid-State Circuits, 1981