Hierarchical test generation under intensive global functional constraints
- 2 January 2003
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 261-266
- https://doi.org/10.1109/dac.1992.227825
Abstract
No abstract availableThis publication has 15 references indexed in Scilit:
- Hierarchical test pattern generation based on high-level primitivesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Symbolic test generation for hierarchically modeled digital systemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Hierarchical test generation using precomputed testsd for modulesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- CONTEST: a concurrent test generator for sequential circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- An architectural level test generator for a hierarchical design environmentPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A signal-driven discrete relaxation technique for architectural level test generationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- HITEC: a test generation package for sequential circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Speed up of test generation using high-level primitivesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- PROOFS: a fast, memory-efficient sequential circuit fault simulatorIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1992
- A hierarchical approach test vector generationPublished by Association for Computing Machinery (ACM) ,1987