TELE: a timing evaluator using layout estimation for high level applications

This publication has 16 references indexed in Scilit:

• Accurate prediction of physical design characteristics for random logic
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• A new area and shape function estimation technique for VLSI layouts
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• LAST: a layout area and shape function estimator for high level applications
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• A fast physical constraint generator for timing driven layout
  Published by Association for Computing Machinery (ACM) ,1991
• Average interconnection length and interconnection distribution based on rent's rule
  Published by Association for Computing Machinery (ACM) ,1989
• On the Relation between Wire Length Distributions and Placement of Logic on Master Slice ICs
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1984
• A Linear-Time Heuristic for Improving Network Partitions
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1982
• Connectivity of Random Logic
  IEEE Transactions on Computers, 1982
• Placement and average interconnection lengths of computer logic
  IEEE Transactions on Circuits and Systems, 1979
• On a Pin Versus Block Relationship For Partitions of Logic Graphs
  IEEE Transactions on Computers, 1971