Fast polylog-time reconfiguration of structurally fault-tolerant multiprocessors
- 30 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 10 references indexed in Scilit:
- A proposal for a fault-tolerant binary hypercube architecturePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- An automorphic approach to the design of fault-tolerant multiprocessorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Hybrid-WSI: a massively parallel computing technology?Computer, 1993
- Some practical issues in the design of fault-tolerant multiprocessorsIEEE Transactions on Computers, 1992
- Designing fault-tolerant systems using automorphismsJournal of Parallel and Distributed Computing, 1991
- The chaos routerACM SIGARCH Computer Architecture News, 1991
- On designing and reconfiguring k-fault-tolerant tree architecturesIEEE Transactions on Computers, 1990
- Interstitial redundancy: an area efficient fault tolerance scheme for large area VLSI processor arraysIEEE Transactions on Computers, 1988
- Fault Tolerance in Binary Tree ArchitecturesIEEE Transactions on Computers, 1984
- A Graph Model for Fault-Tolerant Computing SystemsIEEE Transactions on Computers, 1976