A layout defect-sensitivity extractor
- 7 January 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 11 references indexed in Scilit:
- Critical area and critical levels calculation in IC yield modelingIEEE Transactions on Electron Devices, 1988
- VLASIC: A Catastrophic Fault Yield Simulator for Integrated CircuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1986
- Modeling the critical area in yield forecastsIEEE Journal of Solid-State Circuits, 1985
- Modeling of Lithography Related Yield Losses for CAD of VLSI CircuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1985
- Computational GeometryPublished by Springer Nature ,1985
- Yield analysis modelingPublished by Association for Computing Machinery (ACM) ,1985
- Inductive Fault Analysis of MOS Integrated CircuitsIEEE Design & Test of Computers, 1985
- Modeling of defects in integrated circuit photolithographic patternsIBM Journal of Research and Development, 1984
- Modeling of Integrated Circuit Defect SensitivitiesIBM Journal of Research and Development, 1983
- Yield estimation model for VLSI artwork evaluationElectronics Letters, 1983