Bi-modal triggering for LVSCR ESD protection devices

This publication has 5 references indexed in Scilit:

• Circuit-level electrothermal simulation of electrical overstress failures in advanced MOS I/O protection devices
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1994
• Simulation of electrical overstress thermal failures in integrated circuits
  IEEE Transactions on Electron Devices, 1994
• A synthesis of ESD input protection scheme
  Journal of Electrostatics, 1992
• A low-voltage triggering SCR for on-chip ESD protection at output and input pads
  IEEE Electron Device Letters, 1991
• MOSFET drain breakdown voltage
  IEEE Electron Device Letters, 1986