Circuit-level electrothermal simulation of electrical overstress failures in advanced MOS I/O protection devices

This publication has 18 references indexed in Scilit:

• SiC power devices — Present status, applications and future perspective
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2011
• 0.5 micron CMOS for high performance at 3.3 V
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• On bistable behavior and open-base breakdown of bipolar transistors in the avalanche regime-modeling and applications
  IEEE Transactions on Electron Devices, 1992
• Achieving uniform nMOS device power distribution for sub-micron ESD reliability
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1992
• Characterization and modeling of second breakdown in NMOST's for the extraction of ESD-related process and design parameters
  IEEE Transactions on Electron Devices, 1991
• Analysis and Simulation of Semiconductor Devices
  Published by Springer Nature ,1984
• Breakdown mechanism in short-channel MOS transistors
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1978
• Modeling of avalanche effect in integral charge control model
  IEEE Transactions on Electron Devices, 1972
• Second breakdown—A comprehensive review
  Proceedings of the IEEE, 1967
• TEMPERATURE DEPENDENCE OF AVALANCHE MULTIPLICATION IN SEMICONDUCTORS
  Applied Physics Letters, 1966