Manufacturability analysis environment-MAPEX

This publication has 9 references indexed in Scilit:

• Estimation of wafer cost for technology design
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Accurate estimation of defect-related yield loss in reconfigurable VLSI circuits
  IEEE Journal of Solid-State Circuits, 1993
• Prospects for WSI: a manufacturing perspective
  Computer, 1992
• A discussion of yield modeling with defect clustering, circuit repair, and circuit redundancy
  IEEE Transactions on Semiconductor Manufacturing, 1990
• Computer-aided design for VLSI circuit manufacturability
  Proceedings of the IEEE, 1990
• Modeling the critical area in yield forecasts
  IEEE Journal of Solid-State Circuits, 1985
• Modeling of Integrated Circuit Defect Sensitivities
  IBM Journal of Research and Development, 1983
• Yield estimation model for VLSI artwork evaluation
  Electronics Letters, 1983
• Statistical Simulation of the IC Manufacturing Process
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1982