Accurate estimation of defect-related yield loss in reconfigurable VLSI circuits

This publication has 21 references indexed in Scilit:

• A 16 Mb mask ROM with programmable redundancy
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Built-in current testing-feasibility study
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Design of fault-diagnosable and repairable folded PLAs for yield enhancement
  IEEE Journal of Solid-State Circuits, 1991
• A discussion of yield modeling with defect clustering, circuit repair, and circuit redundancy
  IEEE Transactions on Semiconductor Manufacturing, 1990
• Computer-aided design for VLSI circuit manufacturability
  Proceedings of the IEEE, 1990
• A bipolar correlator with redundancy
  IEEE Journal of Solid-State Circuits, 1987
• Role of defect size distribution in yield modeling
  IEEE Transactions on Electron Devices, 1985
• Modeling the critical area in yield forecasts
  IEEE Journal of Solid-State Circuits, 1985
• Yield estimation model for VLSI artwork evaluation
  Electronics Letters, 1983
• Applying a composite model to the IC yield problem
  IEEE Journal of Solid-State Circuits, 1974