A neural network model for propagation delays in systems with high speed VLSI interconnect networks
- 19 November 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 9 references indexed in Scilit:
- Signal integrity analysis and optimization of VLSI interconnects using neural network modelsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A neural network modeling approach to circuit optimization and statistical designIEEE Transactions on Microwave Theory and Techniques, 1995
- A simplified synthesis of transmission lines with a tree structureAnalog Integrated Circuits and Signal Processing, 1994
- Modeling and Simulation of High Speed VLSI InterconnectsPublished by Springer Nature ,1994
- Analysis of high-speed VLSI interconnects using the asymptotic waveform evaluation techniqueIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1992
- A CAD framework for simulation and optimization of high-speed VLSI interconnectionsIEEE Transactions on Circuits and Systems I: Regular Papers, 1992
- Time-domain analysis of lossy coupled transmission linesIEEE Transactions on Microwave Theory and Techniques, 1990
- Circuit optimization: the state of the artIEEE Transactions on Microwave Theory and Techniques, 1988
- Signal Delay in RC Tree NetworksIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1983