Signal integrity analysis and optimization of VLSI interconnects using neural network models
- 17 December 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- Vol. 1, 459-462
- https://doi.org/10.1109/iscas.1994.408837
Abstract
No abstract availableKeywords
This publication has 7 references indexed in Scilit:
- Yield analysis and optimization of VLSI interconnects in multichip modulesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- An efficient tolerance design procedure for yield maximization using optimization techniques and neural networkPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Minimization of delay and crosstalk in high-speed VLSI interconnectsIEEE Transactions on Microwave Theory and Techniques, 1992
- A frequency domain approach to performance optimization of high-speed VLSI interconnectsIEEE Transactions on Microwave Theory and Techniques, 1992
- A new methodology for the design centering of IC fabrication processesIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1991
- Time-domain analysis of lossy coupled transmission linesIEEE Transactions on Microwave Theory and Techniques, 1990
- Circuit optimization: the state of the artIEEE Transactions on Microwave Theory and Techniques, 1988