Design and implementation of a floating-point quasi-systolic general purpose CORDIC rotator for high-rate parallel data and signal processing
- 9 December 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableThis publication has 16 references indexed in Scilit:
- Pipelined cordic architectures for fast VLSI filtering and array processingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Floating-point signal processing-arithmetic, roundoff-noise, and limit cyclesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- An optimal floating-point pipeline CMOS CORDIC processorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- The synthesis and implementation of signal processing applications specific VLSI CORDIC arraysPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- The use of data dependence graphs in the design of bit-level systolic arraysIEEE Transactions on Acoustics, Speech, and Signal Processing, 1990
- A New Class of Parallel Algorithms for Solving Systems of Linear EquationsSIAM Journal on Scientific and Statistical Computing, 1989
- Design and VLSI Implementation of a Concurrent Solver for N-Coupled Least-Squares Fitting ProblemsIEEE Journal on Selected Areas in Communications, 1986
- Discrete Basis and Computation of Elementary FunctionsIEEE Transactions on Computers, 1985
- A Cordic Arithmetic Processor ChipIEEE Transactions on Computers, 1980
- A unified algorithm for elementary functionsPublished by Association for Computing Machinery (ACM) ,1971