The synthesis and implementation of signal processing applications specific VLSI CORDIC arrays

This publication has 13 references indexed in Scilit:

• Analysis and modeling of sequential iterative algorithms for parallel and pipeline implementations
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• From recursive algorithm to parallel VLSI accelerator: a hierarchical design system with testbed
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• An optimal floating-point pipeline CMOS CORDIC processor
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Systolic array implementation of nested loop programs
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• A design methodology for fixed-size systolic arrays
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• A New Class of Parallel Algorithms for Solving Systems of Linear Equations
  SIAM Journal on Scientific and Statistical Computing, 1989
• A new model for the high level description and simulation of VLSI networks
  Published by Association for Computing Machinery (ACM) ,1989
• Design and VLSI Implementation of a Concurrent Solver for N-Coupled Least-Squares Fitting Problems
  IEEE Journal on Selected Areas in Communications, 1986
• A Cordic Arithmetic Processor Chip
  IEEE Transactions on Computers, 1980
• A unified algorithm for elementary functions
  Published by Association for Computing Machinery (ACM) ,1971