Static logic implication with application to redundancy identification
- 22 November 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableThis publication has 15 references indexed in Scilit:
- Recursive Learning: An attractive alternative to the decision tree for test generation in digital ciPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Test generation for ultra-large circuits using ATPG constraints and test-pattern templatesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Low-cost redundancy identification for combinational circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- FIRE: a fault-independent combinational redundancy identification algorithmIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1996
- A transitive closure algorithm for test generationIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1993
- PROOFS: a fast, memory-efficient sequential circuit fault simulatorIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1992
- A transitive closure based algorithm for test generationPublished by Association for Computing Machinery (ACM) ,1991
- SOCRATES: a highly efficient automatic test pattern generation systemIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988
- On the Acceleration of Test Generation AlgorithmsIEEE Transactions on Computers, 1983
- A Deductive Method for Simulating Faults in Logic CircuitsIEEE Transactions on Computers, 1972