Speed optimization of edge-triggered CMOS circuits for gigahertz single-phase clocks

This publication has 13 references indexed in Scilit:

• Speed optimization of edge-triggered nine-transistor D-flip-flops for gigahertz single-phase clocks
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2005
• 1.16 GHz dual-modulus 1.2 μm CMOS prescaler
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• A 1.2 μm CMOS implementation of a low-power 900-MHz mobile radio frequency synthesizer
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• A glitch-free single-phase CMOS DFF for gigahertz applications
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• An all-CMOS architecture for a low-power frequency-hopped 900 MHz spread spectrum transceiver
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• 1.57 GHz asynchronous and 1.4 GHz dual-modulus 1.2 μm CMOS prescalers
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• A 700-MHz 24-b pipelined accumulator in 1.2- mu m CMOS for application as a numerically controlled oscillator
  IEEE Journal of Solid-State Circuits, 1993
• Pushing the limits of standard CMOS
  IEEE Spectrum, 1991
• Macromodeling and Optimization of Digital MOS VLSI Circuits
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1986
• FFT scaling in Domino CMOS gates
  IEEE Journal of Solid-State Circuits, 1985