An Efficient Procedure For The Synthesis Of Fast Self-testable Controller Structures
- 24 August 2005
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 19 references indexed in Scilit:
- Structured CBIST in ASICSPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Synthesis of self-testable controllersPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A unified approach to the decomposition and re-decomposition of sequential machinesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Generating pseudo-exhaustive vectors for external testingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Optimized synthesis techniques for testable sequential circuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1992
- Exact algorithms for output encoding, state assignment, and four-level Boolean minimizationIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1991
- FSM decomposition revisitedPublished by Association for Computing Machinery (ACM) ,1991
- MUSTANG: state assignment of finite state machines targeting multilevel logic implementationsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988
- On using signature registers as pseudorandom pattern generators in built-in self-testingIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988
- Exhaustive Generation of Bit Patterns with Applications to VLSI Self-TestingIEEE Transactions on Computers, 1983