Generating pseudo-exhaustive vectors for external testing
- 4 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 670-679
- https://doi.org/10.1109/test.1990.114082
Abstract
Over the past years special chips for external tests have been successfully used for random pattern testing. The authors present a technique for combining the advantages of such a low-cost test with the advantages of pseudoexhaustive testing, which are enhanced fault coverage and simplified test pattern generation. To achieve this goal, two tasks are accomplished. First, an algorithm is developed for pseudoexhaustive test pattern generation, which ensures a feasible test length. Second, a chip design for applying these test patterns to a device under test is presented. The chip is programmed by the output of the proposed algorithm and controls the entire test. The technique is first applied to devices with a scan path and then extended to sequential circuits. A large number of benchmark circuits have been investigated, and the results are presented.Keywords
This publication has 12 references indexed in Scilit:
- Pseudoexhaustive test techniques: a new algorithm to partition combinational networksPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Reconfigurable hardware for pseudoexhaustive testPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Tools and devices supporting the pseudo-exhaustive testPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Vector sets for exhaustive testing of logic circuitsIEEE Transactions on Information Theory, 1988
- Exhaustive test pattern generation using cyclic codesIEEE Transactions on Computers, 1988
- Verification Testing—A Pseudoexhaustive Test TechniqueIEEE Transactions on Computers, 1984
- An algorithm for the partitioning of logic circuitsIEE Proceedings E Computers and Digital Techniques, 1984
- Random-Pattern Coverage Enhancement and Diagnosis for LSSD Logic Self-TestIBM Journal of Research and Development, 1983
- Exhaustive Generation of Bit Patterns with Applications to VLSI Self-TestingIEEE Transactions on Computers, 1983
- Design for autonomous testIEEE Transactions on Circuits and Systems, 1981