Reconfigurable hardware for pseudoexhaustive test
- 6 January 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- No. 10893539,p. 522-530
- https://doi.org/10.1109/test.1988.207832
Abstract
The designs of two test pattern generators for pseudoexhaustive testing have been presented. These designs are capable of implementing test sets (recipe cubes) that exhaustively test the segments of a circuit. The application of each test set requires two control bits per circuit input. The test-pattern generators can be reconfigured by simple control circuitry to apply each of the test sets of a pseudoexhaustive test in sequence. The first design, based on multiplexers, uses very little hardware. The second design is a reconfigurable counter. Both of the designs presented can be used with built-in self-test (BIST) and or scan-path testing. In addition to higher fault coverage than single stuck-at testing, the use of these designs can sometimes offer reduced on-chip storage requirements and reduced testing time.Keywords
This publication has 8 references indexed in Scilit:
- ON THE ACCELERATION OF TEST GENERATION ALGORlTHMSPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Detecting bridging faults with stuck-at test setsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Partitioning circuits for improved testabilityAlgorithmica, 1991
- Verification Testing—A Pseudoexhaustive Test TechniqueIEEE Transactions on Computers, 1984
- An algorithm for the partitioning of logic circuitsIEE Proceedings E Computers and Digital Techniques, 1984
- Design for Autonomous TestIEEE Transactions on Computers, 1981
- An Implicit Enumeration Algorithm to Generate Tests for Combinational Logic CircuitsIEEE Transactions on Computers, 1981
- Diagnosis of Automata Failures: A Calculus and a MethodIBM Journal of Research and Development, 1966