Surface Laminar Circuit (TM) carrier and flip chip assembly enabling technologies for advanced computer applications
- 22 November 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
The current semiconductor industry association (SLA) roadmap shows that by the year 2000, chips with sizes up to 400 mm/sup 2/ and chip pad counts (for package interconnection) will approach 2600 bumps. These requirements are necessary in order to keep up with continuing demand for faster on-chip clock rates and faster access to CACHE memory. IBM has been practising Flip Chip (FC) Controlled Collapse Chip Connection (C4) to ceramic substrates for over 30 years. Over the past 10 years IBM has developed a low cost printed wiring board (PWB) alternative, Surface Laminar Circuit (TM). This technology combined with FC, will allow IBM to meet the SIA requirements. This work presents an advanced MCM-L test vehicle (TV) that makes use of both Surface Laminar Circuit (TM) and FC to demonstrate feasibility of interconnecting 20/spl times/20 mm large chips and C4 bump counts up to 2400. This work focuses on the design of the carrier, some of the assembly challenges encountered and selected reliability results.Keywords
This publication has 3 references indexed in Scilit:
- Flip-chip on FR-4 integrated circuit packagingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Area array packaging technologies for high-performance computer workstations and multiprocessorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- The importance of material selection for flip chip on board assembliesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002