A high speed pipelined CMOS accumulator for implementing numerically controlled oscillators
- 4 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 113-116 vol.1
- https://doi.org/10.1109/iscas.1990.111931
Abstract
A high-speed pipelined CMOS accumulator which is designed for implementing a rate-multiplier-type oscillator is introduced. In such an oscillator the carry overflow of an accumulator is simply utilized as the output. The approximation to the rate frequencies, the circuit realization, and the ways to update frequencies are discussed. SPICE simulations show that the utilizable clock rates are over 400 MHz for a 2- mu m p-well chip and over 650 MHz for a 1.6- mu m n-well chip.<>Keywords
This publication has 7 references indexed in Scilit:
- High-speed CMOS circuit techniqueIEEE Journal of Solid-State Circuits, 1989
- Efficient CMOS counter circuitsElectronics Letters, 1988
- A direct digital synthesizer with 100-MHz output capabilityIEEE Journal of Solid-State Circuits, 1988
- CMOS/SOS frequency synthesizer LSI circuit for spread spectrum communicationsIEEE Journal of Solid-State Circuits, 1984
- A versatile CMOS rate multiplier/variable dividerIEEE Journal of Solid-State Circuits, 1983
- Analysis of a Digital Bit SynchronizerIEEE Transactions on Communications, 1983
- Low Power 1 GHz Frequency Synthesizer LSI'sIEEE Journal of Solid-State Circuits, 1983