A dual-core 64-bit ultraSPARC microprocessor for dense server applications
- 3 January 2005
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 40 (1) , 7-18
- https://doi.org/10.1109/JSSC.2004.838023
Abstract
A dual-core 64-bit microprocessor optimized for compute-dense systems such as rack-mount and blade servers for network computing was developed. The chip consists of two UltraSPARC II cores, each with its own 512 kB L2 cache, a DDR-1 memory controller, and symmetric multiprocessor bus (JBus) controllers. The 206-mm/sup 2/ die is fabricated in 0.13-/spl mu/m CMOS technology with seven layers of Cu and a low-k dielectric. The chip offers a highly efficient performance-per-watt ratio with a typical power dissipation of 23 W at 1.3 V and 1.2 GHz. A short design cycle was achieved by leveraging existing designs wherever possible and developing effective design methodologies and flows. Significant design challenges faced by this project are described. These include deep-submicron design issues, such as negative bias temperature instability (NBTI), leakage, coupling noise, intra-die process variation, and electromigration (EM). A second important design challenge was implementing a high-performance L2 cache subsystem with a short four-cycle core-to-L2 latency including ECC.Keywords
This publication has 10 references indexed in Scilit:
- How scaling will change processor architecturePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- A dual-core 64 b UltraSPARC microprocessor for dense server applicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- Impact of negative bias temperature instability on digital circuit reliabilityPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- The impact of bias temperature instability for direct-tunneling ultra-thin gate oxide on MOSFET scalingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A 64-entry 167 MHz fully-associative TLB for a RISC microprocessorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Implementation of a third-generation 1.1-GHz 64-bit microprocessorIEEE Journal of Solid-State Circuits, 2002
- A 330 MHz 4-way superscalar microprocessorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Coupling noise analysis for VLSI and ULSI circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A 64-b microprocessor with multimedia supportIEEE Journal of Solid-State Circuits, 1995
- Current-mode techniques for high-speed VLSI circuits with application to current sense amplifier for CMOS SRAM'sIEEE Journal of Solid-State Circuits, 1991