Modeling and simulation of switching noise with the associated package resonance for high speed digital circuits
- 19 November 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 11 references indexed in Scilit:
- An invesigation of the delta-i noise on integrated circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- An FFT-based approach to including non-ideal ground planes in a fast 3-D inductance extraction programPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Influence of parameter distribution on simultaneous switching noise (SSN) for CMOS output driversPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Efficient modeling of power planes in computer packages using the finite difference time domain methodIEEE Transactions on Microwave Theory and Techniques, 1994
- Equivalent circuit modeling of interconnects from time-domain measurementsIEEE Transactions on Components, Hybrids, and Manufacturing Technology, 1993
- Time-domain characterization of interconnect discontinuities in high-speed circuitsIEEE Transactions on Components, Hybrids, and Manufacturing Technology, 1992
- Simultaneous switching ground noise calculation for packaged CMOS devicesIEEE Journal of Solid-State Circuits, 1991
- Equivalent circuit modeling of losses and dispersion in single and coupled lines for microwave and millimeter-wave integrated circuitsIEEE Transactions on Microwave Theory and Techniques, 1988
- Short-circuit dissipation of static CMOS circuitry and its impact on the design of buffer circuitsIEEE Journal of Solid-State Circuits, 1984
- Static and dynamic noise margins of logic circuitsIEEE Journal of Solid-State Circuits, 1979