On the delay-sensitivity of gate networks
- 1 January 1992
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computers
- Vol. 41 (11) , 1349-1360
- https://doi.org/10.1109/12.177306
Abstract
No abstract availableKeywords
This publication has 10 references indexed in Scilit:
- The design of an asynchronous MIPS R3000 microprocessorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- The Limitations to Delay-Insensitivity in Asynchronous CircuitsPublished by Springer Nature ,1990
- MicropipelinesCommunications of the ACM, 1989
- Recent developments in the design of asynchronous circuitsPublished by Springer Nature ,1989
- Automatic synthesis of asynchronous circuits from high-level specificationsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989
- Trace Theory for Automatic Hierarchical Verification of Speed-Independent CircuitsPublished by MIT Press ,1989
- A unified framework for race analysis of asynchronous networksJournal of the ACM, 1989
- A Characterization of Ternary Simulation of Gate NetworksIEEE Transactions on Computers, 1987
- Trace theory and systolic computationsLecture Notes in Computer Science, 1987
- On a Ternary Model of Gate NetworksIEEE Transactions on Computers, 1979