NMOS IC's for clock and data regeneration in gigabit-per-second optical-fiber receivers
- 1 January 1992
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 27 (12) , 1763-1774
- https://doi.org/10.1109/4.173103
Abstract
No abstract availableKeywords
This publication has 16 references indexed in Scilit:
- A 1.8 GHz monolithic LC voltage-controlled oscillatorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A 155 MHz clock recovery delay- and phase-locked loopPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A 1.5 Gb/s link interface chipset for computer data transmissionIEEE Journal on Selected Areas in Communications, 1991
- A 300-MHz CMOS voltage-controlled ring oscillatorIEEE Journal of Solid-State Circuits, 1990
- A 200-MHz CMOS phase-locked loop with dual phase detectorsIEEE Journal of Solid-State Circuits, 1989
- Gigahertz voltage-controlled ring oscillatorElectronics Letters, 1986
- Multigigabit/second silicon decision circuitPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1985
- A 750MS/s NMOS latched comparatorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1985
- A systems approach to 1-µm NMOSProceedings of the IEEE, 1983
- A single chip NMOS ethernet controllerPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1983