Grape-II: a system-level prototyping environment for DSP applications
- 1 February 1995
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in Computer
- Vol. 28 (2) , 35-43
- https://doi.org/10.1109/2.347998
Abstract
We propose a rapid-prototyping setup to minimize development cost and a structured-prototyping methodology to reduce programming effort. The general-purpose hardware consists of commercial DSP processors, bond-out versions of core processors, and field-programmable gate arrays (FPGAs) linked to form a powerful, heterogeneous multiprocessor, such as the Paradigm RP developed within the Retides (Real-Time DSP Emulation System) Esprit project. Our Graphical Rapid Prototyping Environment (Grape-II) automates the prototyping methodology for these hardware systems by offering tools for resource estimation, partitioning, assignment, routing, scheduling, code generation, and parameter modification. Grape-II has been used successfully in three real-world DSP applications.Keywords
This publication has 7 references indexed in Scilit:
- Development of a load balancing tool for the GRAPE rapid prototyping environmentPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Video compression for portable communication using pyramid vector quantization of subband coefficientsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Buffer memory requirements in DSP applicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A low power subband video decoder architecturePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Design of a processing board for a programmable multi-VSP systemJournal of Signal Processing Systems, 1993
- Consistency in dataflow graphsIEEE Transactions on Parallel and Distributed Systems, 1991
- A preliminary architecture for a basic data-flow processorACM SIGARCH Computer Architecture News, 1974