A Knowledge Based System for Selecting a Test Methodology for a PLA
- 1 January 1985
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 259-265
- https://doi.org/10.1109/dac.1985.1585950
Abstract
Testability is a very important aspect of VLSI circuits. Numerous design for testability (DFT) methods exist. Often designers face the complex problem of selecting the best DFT techniques for a particular chip under a set of design constraints and goals. In order to aid in designing testable circuits, a prototype knowledge based system has been developed which simulates a human expert on design of testable PLAs. The system, described in this paper, has knowledge about testable PLA design methodologies and is able to negotiate with the user so as to lead the user through the design space to find a satisfactory solution. A new search strategy, called reason analysis, is introduced.Keywords
This publication has 5 references indexed in Scilit:
- An Easily Testable Design of Programmable Logic Arrays for Multiple FaultsIEEE Transactions on Computers, 1983
- A Design of Programmable Logic Arrays with Universal TestsIEEE Transactions on Computers, 1981
- A Hardware Approach to Self-Testing of Large Programmable Logic ArraysIEEE Transactions on Computers, 1981
- Forward reasoning and dependency-directed backtracking in a system for computer-aided circuit analysisArtificial Intelligence, 1977
- Diagnosis & Reliable Design of Digital SystemsPublished by Springer Nature ,1976