C-Testability of Two-Dimensional Iterative Arrays

This publication has 9 references indexed in Scilit:

• Testability Conditions for Bilateral Arrays of Combinational Cells
  IEEE Transactions on Computers, 1986
• The design of two easily-testable VLSI array multipliers
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1983
• Why systolic architectures?
  Computer, 1982
• Design of Easily Testable Bit-Sliced Systems
  IEEE Transactions on Computers, 1981
• A Testable Design of Iterative Logic Arrays
  IEEE Transactions on Computers, 1981
• A Functional Approach to Testing Bit-Sliced Microprocessors
  IEEE Transactions on Computers, 1981
• Diagnosis & Reliable Design of Digital Systems
  Published by Springer Nature ,1976
• Easily Testable Iterative Systems
  IEEE Transactions on Computers, 1973
• Testing for faults in combinational cellular logic arrays
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1967