Real-time algorithms and VLSI architectures for soft output MAP convolutional decoding
- 19 November 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- Vol. 1, 193-197 vol.1
- https://doi.org/10.1109/pimrc.1995.476882
Abstract
Soft output decoding algorithms have been attracting considerable attention for concatenated or iterative decoding systems. The most prominent is the soft output Viterbi algorithm (SOVA), which can be regarded as an approximation to the optimum symbol by symbol detector, the symbol by symbol MAP algorithm. The MAP algorithm is a block detector, i.e. it requires completed reception of a terminated block of received symbols, which prevents an efficient real-time implementation. Therefore, up to now, the SOVA was considered to be the more attractive alternative. In this paper, we first introduce an algebraic formulation for the MAP. Using this formulation, a novel real-time MAP algorithm (SMAP) is derived, and it is proved that in terms of hard decoding performance, the SMAP is equivalent to the VA with path memory truncation and best state decoding. The finally presented SMAP architectures provide a competitive alternative to the known SOVA architectures for soft output decoding applications.Keywords
This publication has 11 references indexed in Scilit:
- A Viterbi algorithm with soft-decision outputs and its applicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Near Shannon limit error-correcting coding and decoding: Turbo-codes. 1Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Systematic design optimization of a competitive soft-concatenated decoding systemPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A low complexity soft-output Viterbi decoder architecturePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Map channel decoding: Algorithm and VLSI architecturePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- TCM on frequency-selective fading channels: a comparison of soft-output probabilistic equalizersPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Reduced complexity symbol detectors with parallel structure for ISI channelsIEEE Transactions on Communications, 1994
- High-speed parallel Viterbi decoding: algorithm and VLSI-architectureIEEE Communications Magazine, 1991
- Optimal decoding of linear codes for minimizing symbol error rate (Corresp.)IEEE Transactions on Information Theory, 1974
- The viterbi algorithmProceedings of the IEEE, 1973