Complexity of sequential ATPG
- 19 November 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
The research reported in this paper was conducted to identify those attributes, of both sequential circuits and structural, sequential automatic test pattern generation (ATPG) algorithms, which can lead to extremely high test generation times. The retiming transformation is used as a mechanism to create two classes of circuits which present varying degrees of complexity for test generation. It was observed for three different sequential test generators that the increase in complexity of testing is not due to those circuit attributes (namely sequential depth and cycles) which have traditionally been associated with such complexity. Evidence is instead provided that another circuit attribute, termed density of encoding, is a key indicator of the complexity of structural, sequential ATPG.Keywords
This publication has 10 references indexed in Scilit:
- A complexity analysis of sequential ATPGPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Sequential circuit design using synthesis and optimizationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Automatic synthesis and the cost of testingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Dynamic state and objective learning for sequential circuit automatic test generation using recomposition equivalencePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Retiming sequential circuits to enhance testabilityPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Test generation techniques for sequential circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- HITEC: a test generation package for sequential circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Retiming synchronous circuitryAlgorithmica, 1991
- Irredundant sequential machines via optimal logic synthesisIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1990
- Diagnosis & Reliable Design of Digital SystemsPublished by Springer Nature ,1976