Retiming sequential circuits to enhance testability
- 17 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
This paper presents a technique to enhance the testability of sequential circuits by repositioning registers. A novel retiming for testability technique is proposed that reduces cycle lengths in the dependency graph, converts sequential redundancies into combinational redundancies, and yields retimed circuits that usually require fewer scan registers to break all cycles (except self-loops) as compared to the original circuit. The retiming technique is based on a new minimum cost flow formulation that simultaneously considers the interactions among all strongly connected components (SCCs) of the circuit to minimize the number of registers in the SCCs. Experimental results on several large sequential circuits demonstrate the effectiveness of the proposed retiming for testability technique.Keywords
This publication has 10 references indexed in Scilit:
- Combinational profiles of sequential benchmark circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A fault oriented partial scan design approachPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- HITEC: a test generation package for sequential circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- An optimization based approach to the partial scan design problemPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- On determining scan flip-flops in partial-scan designsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A transitive closure algorithm for test generationIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1993
- Partial scan with retimingPublished by Association for Computing Machinery (ACM) ,1993
- Retiming synchronous circuitryAlgorithmica, 1991
- A partial scan method for sequential circuits with feedbackIEEE Transactions on Computers, 1990
- Optimizing synchronous systemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1981