Best of both latency and throughput
- 8 November 2004
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- Vol. 488, 236-243
- https://doi.org/10.1109/iccd.2004.1347928
Abstract
No abstract availableThis publication has 22 references indexed in Scilit:
- Single-ISA heterogeneous multi-core architectures: the potential for processor power reductionPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- Reducing dTLB energy through dynamic resizingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- Dynamic cluster resizingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Power-aware control speculation through selective throttlingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Cost-performance analysis of heterogeneity in supercomputer architecturesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Power and energy reduction via pipeline balancingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Adaptive pipeline depth control for processor power-managementPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Managing multi-configuration hardware via dynamic working set analysisPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Energy-effective issue logicPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2001
- Designing and programming the emotion engineIEEE Micro, 1999