Testing oriented analysis of CMOS ICs with opens
Top Cited Papers
- 6 January 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
In a typical approach to VLSI testing, open faults are modeled by the transistor-stuck-open fault model or are not explicitly covered at all. It is shown that functional faults caused by opens, i.e. by regions with missing material, cannot be modeled well by a transistor stuck-open. It is also shown that the majority of opens which occur in CMOS static circuits manifest themselves as timing faults. The analysis of the behavior of a CMOS transistor with a floating gate indicates it acts as a weakly 'on' active load, and therefore an open gate cannot be detected by stuck-fault testing but could be detected by monitoring the static current through the power buses.Keywords
This publication has 8 references indexed in Scilit:
- Built-in current testing-feasibility studyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- An MOS transistor charge model for VLSI designIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988
- Realistic fault modeling for VLSI testingPublished by Association for Computing Machinery (ACM) ,1987
- Topology dependence of floating gate faults in MOS integrated circuitsElectronics Letters, 1986
- Built-In Self-Test Trends in Motorola MicroprocessorsIEEE Design & Test of Computers, 1985
- Characterizing the LSI Yield Equation from Wafer Test DataIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1984
- Testing for Bridging Faults (Shorts) in CMOS CircuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1983
- Fault Modeling and Logic Simulation of CMOS and MOS Integrated CircuitsBell System Technical Journal, 1978