Optimizing power in ASIC behavioral synthesis

This publication has 7 references indexed in Scilit:

• PASSOS: a different approach for assignment and scheduling for power, area and speed optimization in high-level synthesis
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Low Power Design Methodologies
  Published by Springer Nature ,1996
• Power-Profiler: Optimizing ASICs Power Consumption at the Behavioral Level
  Proceedings of the 39th conference on Design automation - DAC '02, 1995
• Low Power Digital CMOS Design
  Published by Springer Nature ,1995
• Asynchronous circuits for low power: a DCC error corrector
  IEEE Design & Test of Computers, 1994
• High — Level Synthesis
  Published by Springer Nature ,1992
• Algorithms for high-level synthesis
  IEEE Design & Test of Computers, 1989