Power-Profiler: Optimizing ASICs Power Consumption at the Behavioral Level
- 1 December 1995
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in Proceedings of the 39th conference on Design automation - DAC '02
Abstract
No abstract availableThis publication has 5 references indexed in Scilit:
- PASSOS: a different approach for assignment and scheduling for power, area and speed optimization in high-level synthesisPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Optimizing power using transformationsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1995
- MOSFET technology for low-voltage/low-power applicationsIEEE Micro, 1994
- Timing optimization by gate resizing and critical path identificationPublished by Association for Computing Machinery (ACM) ,1993
- Low-power CMOS digital designIEEE Journal of Solid-State Circuits, 1992