Symbolic design methodology for high-density macro-cell
- 6 January 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
A design methodology is proposed for macro-cell design. Macro-cell layout is optimized at symbolic design level. So-called versatile cells are used to make the best use of symbolic layout features. Unnecessary jogs are eliminated by fitting versatile cells into surrounding circuits. If a macro cell is composed of small circuit components, eliminating jogs greatly reduces circuit component connecting area. The stick-diagram-generating system KIMERA was implemented to realize the methodology.Keywords
This publication has 8 references indexed in Scilit:
- LES: a layout expert systemPublished by Association for Computing Machinery (ACM) ,1987
- PLEST: A Program for Area Estimation of VLSI Integrated CircuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1986
- TOPOLOGIZER: An Expert System Translator of Transistor Connectivity to Symbolic Cell LayoutIEEE Journal of Solid-State Circuits, 1985
- A Subjective Review of CompactionPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1985
- A Layout Synthesis System for NMOS Gate-CellsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1982
- Two-dimensional stochastic model for interconnections in master slice integrated circuitsIEEE Transactions on Circuits and Systems, 1981
- An Optimum Layer Assignment for Routing in ICs and PCBsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1981
- Virtual Grid Symbolic LayoutPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1981