Input driven synthesis of PLDs and PGAs

This publication has 7 references indexed in Scilit:

• Improved logic synthesis algorithms for table look up architectures
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Performance directed synthesis for table look up programmable gate arrays
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Multi-level synthesis on PALs
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Technology mapping of lookup table-based FPGAs for performance
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1991
• Chortle-crf: Fast technology mapping for lookup table-based FPGAs
  Published by Association for Computing Machinery (ACM) ,1991
• MIS: A Multiple-Level Logic Optimization System
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
• Logic Minimization Algorithms for VLSI Synthesis
  Published by Springer Nature ,1984