On the interaction between DSP-algorithms and VLSI-architecture

This publication has 10 references indexed in Scilit:

• Pipelined VLSI recursive filter architectures using scattered look-ahead and decomposition
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Algorithm transformations for unlimited parallelism
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Cascaded feedforward architectures for parallel Viterbi decoding
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• A 100 Mbit/s Viterbi decoder chip: novel architecture and its realization
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1990
• Parallel Viterbi algorithm implementation: breaking the ACS-bottleneck
  IEEE Transactions on Communications, 1989
• Regular iterative algorithms and their implementation on processor arrays
  Proceedings of the IEEE, 1988
• A Pipelined 330-MHz Multiplier
  IEEE Journal of Solid-State Circuits, 1986
• Optimizing synchronous systems
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1981
• TDM-FDM Transmultiplexer: Digital Polyphase and FFT
  IEEE Transactions on Communications, 1974
• A Parallel Algorithm for the Efficient Solution of a General Class of Recurrence Equations
  IEEE Transactions on Computers, 1973