The HIPERLAN equalizer ASIC complexity and its relationship with the training header

This publication has 6 references indexed in Scilit:

• A VLSI architecture for a single-chip 5-Mbaud QAM receiver
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• A 50 MHz eight-tap adaptive equalizer for partial-response channels
  IEEE Journal of Solid-State Circuits, 1995
• A 60 MBd, 480 Mb/s, 256 QAM decision-feedback equalizer in 1.2 mu m CMOS
  IEEE Journal of Solid-State Circuits, 1993
• A 64-tap CMOS echo canceller/decision feedback equalizer for 2B1Q HDSL transceivers
  IEEE Journal on Selected Areas in Communications, 1991
• A new carry-free division algorithm and its application to a single-chip 1024-b RSA processor
  IEEE Journal of Solid-State Circuits, 1990
• Digital CMOS Circuit Design
  Published by Springer Nature ,1986