Parallel architecture for universal digital signal processing
- 1 January 1994
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- Vol. 1, 114-123
- https://doi.org/10.1109/hicss.1994.323179
Abstract
The paper describes a parallel architecture for universal digital signal processing. This architecture uses not only multiply-accumulate but also nonlinear operations, such as reciprocal, squareroot, exponential, sine/cosine, etc. Several advanced algorithms can thus be mapped to this array architecture. Specifically, the paper focuses attention on two very diverse algorithms, namely the fast Fourier transform and the matrix LU decomposition. Only two types of cells are used in the architecture; these are the Universal Multiply-Subtract-Add cell (UMSA) and the Universal Nonlinear cell (UNL). Both MA and nonlinear operations are performed in hardware, so that the operation times are on the order of chip-clock cycle times. The use of only two types of cells makes the architecture highly suitable for wafer scale integration. It is interesting to note that the same resources on the wafer are used for configuring it to either the FFT algorithm or the LU decomposition algorithm.Keywords
This publication has 8 references indexed in Scilit:
- Architecture and performance of a large area multiprocessor system for real-time video processingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- SuperChip packaging issues for advanced signal processorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Defect tolerance and yield for a wafer scale FFT processor systemPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A universal nonlinear component and its application to WSIIEEE Transactions on Components, Hybrids, and Manufacturing Technology, 1993
- A radix-8 wafer scale FFT processorJournal of Signal Processing Systems, 1992
- Novel reciprocal and square-root VLSI cell: architecture and application to signal processingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1991
- Wafer-Scale Integration of Systolic ArraysIEEE Transactions on Computers, 1985
- Why systolic architectures?Computer, 1982