Parametric yield optimization for MOS circuit blocks
- 1 June 1988
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 7 (6) , 645-658
- https://doi.org/10.1109/43.3204
Abstract
No abstract availableThis publication has 21 references indexed in Scilit:
- Transient Sensitivity Computation for MOSFET CircuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1985
- Design centering by yield predictionIEEE Transactions on Circuits and Systems, 1982
- A Design Centering Algorithm for Nonconvex Regions of AcceptabilityIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1982
- Statistical design centering and tolerancing using parametric samplingIEEE Transactions on Circuits and Systems, 1981
- Stochastic optimization in system designIEEE Transactions on Circuits and Systems, 1981
- A survey of optimization techniques for integrated-circuit designProceedings of the IEEE, 1981
- A radial exploration approach to manufacturing yield estimation and design centeringIEEE Transactions on Circuits and Systems, 1979
- A nonlinear programming approach to optimal design centering, tolerancing, and tuningIEEE Transactions on Circuits and Systems, 1976
- An Algorithm for Minimax Solution of Overdetermined Systems of Non-linear EquationsIMA Journal of Applied Mathematics, 1975
- Automated minimax design of networksIEEE Transactions on Circuits and Systems, 1975