The Best Flip-Flops to Scan

This publication has 15 references indexed in Scilit:

• Combinational profiles of sequential benchmark circuits
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• On the selection of a partial scan path with respect to target faults
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• An optimization based approach to the partial scan design problem
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• On determining scan flip-flops in partial-scan designs
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• An analytical approach to the partial scan problem
  Journal of Electronic Testing, 1990
• The Ballast methodology for structured partial scan design
  IEEE Transactions on Computers, 1990
• Designing circuits with partial scan
  IEEE Design & Test of Computers, 1988
• SMART And FAST: Test Generation for VLSI Scan-Design Circuits
  IEEE Design & Test of Computers, 1986
• An Implicit Enumeration Algorithm to Generate Tests for Combinational Logic Circuits
  IEEE Transactions on Computers, 1981
• Diagnosis of Automata Failures: A Calculus and a Method
  IBM Journal of Research and Development, 1966