Cache consistency in hierarchical-ring-based multiprocessors
- 2 January 2003
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableThis publication has 11 references indexed in Scilit:
- Memory consistency and event ordering in scalable shared-memory multiprocessorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- The directory-based cache coherence protocol for the DASH multiprocessorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- LimitLESS directoriesPublished by Association for Computing Machinery (ACM) ,1991
- Hector: a hierarchically structured shared-memory multiprocessorComputer, 1991
- Directory-based cache coherence in large-scale multiprocessorsComputer, 1990
- Distributed-directory scheme: scalable coherent interfaceComputer, 1990
- Analysis of cache invalidation patterns in multiprocessorsPublished by Association for Computing Machinery (ACM) ,1989
- Memory access buffering in multiprocessorsACM SIGARCH Computer Architecture News, 1986
- Concert: design of a multiprocessor development systemACM SIGARCH Computer Architecture News, 1986
- How to Make a Multiprocessor Computer That Correctly Executes Multiprocess ProgramsIEEE Transactions on Computers, 1979