Reliable High-Speed Arbitration and Synchronization
- 1 October 1987
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computers
- Vol. C-36 (10) , 1251-1255
- https://doi.org/10.1109/TC.1987.1676867
Abstract
Numerous papers have discussed the behavior of flip-flops in synchrronization and arbitration circuits. Here, a nonconventional machine, which avoids completely synchronization failures by using metastability detectors in conjunction with a stretchable clock, is evaluated. The core of the paper focuses on the quantitative evaluation of the performance and reliability of this unconventional kind of machine. Only synchronization and arbitration failures are considered here, so when these machines are compared to conventional ones, all other factors affecting reliability and performance (e.g., technology, fabrication, etc.) are kept invariant. The MTBF's and a new normalized throughput measure show they can run substantially faster and more reliably than functionally equivalent, conventional machines with fixed clocks. Integrrated circuit implementations have been built and successfully tested.Keywords
This publication has 9 references indexed in Scilit:
- Prediction of error probabilities for integrated digital synchronizersIEEE Journal of Solid-State Circuits, 1984
- Measured Flip-Flop Responses to Marginal TriggeringIEEE Transactions on Computers, 1983
- Flip-flop resolving time test circuitIEEE Journal of Solid-State Circuits, 1982
- General theory of metastable operationIEEE Transactions on Computers, 1981
- The behaviour of flip-flops used as synchronizers and prediction of their failure rateIEEE Journal of Solid-State Circuits, 1980
- Anomalous Response Times of Input SynchronizersIEEE Transactions on Computers, 1976
- Theoretical and Experimental Behavior of Synchronizers Operating in the Metastable RegionIEEE Transactions on Computers, 1975
- Design of Asynchronous Circuits Assuming Unbounded Gate DelaysIEEE Transactions on Computers, 1969
- Time Loss Through Gating of Asynchronous Logic Signal PulsesIEEE Transactions on Electronic Computers, 1966