A high throughput FPGA implementation of a bit-level matrix-matrix product

This publication has 6 references indexed in Scilit:

• The systolic array genetic algorithm, an example of systolic arrays as a reconfigurable design methodology
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• A re-evaluation of the practicality of floating-point operations on FPGAs
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• High throughput VLSI implementation of discrete orthogonal transforms using bit-level vector-matrix multiplier
  IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 1999
• The use of data dependence graphs in the design of bit-level systolic arrays
  IEEE Transactions on Acoustics, Speech, and Signal Processing, 1990
• The design of bit parallel systolic algorithms for matrix-vector and matrix-matrix multiplication
  Published by Association for Computing Machinery (ACM) ,1985
• A Two's Complement Parallel Array Multiplication Algorithm
  IEEE Transactions on Computers, 1973